As the microelectronics industry enters the "nano"-era new challenges emerge. Traditional scaling of the MOS transistor faces major obstacles in fulfilling "Moore's law". New features like strain and new materials (e.g. high k -metal gate stack) are introduced in order to sustain the performance increase. For a better electrostatic control devices use the 3 rd dimension e.g. in gate-all-around nanowire structures. In this low dimensional regime a single atom can have a major impact in the performance and variability of the logic circuit: advanced measurement techniques are required to address this concern. Memories are probably the components where scaling is the most aggressively pursued. A slight shift in a row of atoms or the built-up of a nm-sized filament induces the bistability of the memory cell. In this paper we will show some examples of 2D and 3D characterization techniques at the nmlevel which combine resolution, sensitivity and potentially throughput and in-line operation.
